- TensorFlow 2.0 Quick Start Guide
- Tony Holdroyd
- 203字
- 2021-06-24 16:02:04
Declaring ragged tensors
A ragged tensor is a tensor with one or more ragged dimensions. Ragged dimensions are dimensions that have slices that may have different lengths.
There are a variety of methods for declaring ragged arrays, the simplest being a constant ragged array.
The following example shows how to declare a constant ragged array and the lengths of the individual slices:
ragged =tf.ragged.constant([[5, 2, 6, 1], [], [4, 10, 7], [8], [6,7]])
print(ragged)
print(ragged[0,:])
print(ragged[1,:])
print(ragged[2,:])
print(ragged[3,:])
print(ragged[4,:])
The output is as follows:
<tf.RaggedTensor [[5, 2, 6, 1], [], [4, 10, 7], [8], [6, 7]]> tf.Tensor([5 2 6 1], shape=(4,), dtype=int32) tf.Tensor([], shape=(0,), dtype=int32) tf.Tensor([ 4 10 7], shape=(3,), dtype=int32) tf.Tensor([8], shape=(1,), dtype=int32) tf.Tensor([6 7], shape=(2,), dtype=int32)
Note the shape of the individual slices.
A common way of creating a ragged array is by using the tf.RaggedTensor.from_row_splits() method, which has the following signature:
@classmethod
from_row_splits(
cls,
values,
row_splits,
name=None
)
Here, values is a list of the values to be turned into the ragged array, and row_splits is a list of the positions where the value list is to be split, so that the values for row ragged[i] are stored in ragged.values[ragged.row_splits[i]:ragged.row_splits[i+1]]:
print(tf.RaggedTensor.from_row_splits(values=[5, 2, 6, 1, 4, 10, 7, 8, 6, 7],
row_splits=[0, 4, 4, 7, 8, 10]))
RaggedTensor is as follows:
<tf.RaggedTensor [[5, 2, 6, 1], [], [4, 10, 7], [8], [6, 7]]>
- 課課通計(jì)算機(jī)原理
- 基于C語(yǔ)言的程序設(shè)計(jì)
- 集成架構(gòu)中型系統(tǒng)
- 大數(shù)據(jù)戰(zhàn)爭(zhēng):人工智能時(shí)代不能不說(shuō)的事
- 網(wǎng)絡(luò)服務(wù)器架設(shè)(Windows Server+Linux Server)
- 基于LPC3250的嵌入式Linux系統(tǒng)開發(fā)
- 完全掌握AutoCAD 2008中文版:機(jī)械篇
- 工業(yè)控制系統(tǒng)測(cè)試與評(píng)價(jià)技術(shù)
- 分析力!專業(yè)Excel的制作與分析實(shí)用法則
- AMK伺服控制系統(tǒng)原理及應(yīng)用
- 基于Quartus Ⅱ的數(shù)字系統(tǒng)Verilog HDL設(shè)計(jì)實(shí)例詳解
- CPLD/FPGA技術(shù)應(yīng)用
- 人工智能基礎(chǔ)
- fastText Quick Start Guide
- OSGi原理與最佳實(shí)踐